REMARKS

The Examiner objected to the title of the invention. Applicants have amended the title.

The Examiner allowed claims 1-5 and 7. Applicants gratefully acknowledge the Examiner's indication of allowed subject matter.

The Examiner rejected claims 9-12, 14 and 18-20 under 35 U.S.C. § 102(b) as allegedly being anticipated by Schorn (US Patent No. 6,278,334).

The Examiner rejected claims 6, 15 and 17 under 35 U.S.C. § 103(a) as allegedly being unpatentable over Schorn in view of Abe et al.

Applicants respectfully traverse the § 102 and § 103 rejections with the following arguments.

9

35 U.S.C. §102(b)

The Examiner rejected claims 9-12, 14 and 18-20 under 35 U.S.C. § 102(b) as allegedly being anticipated by Schorn (US Patent No. 6,278,334).

Applicants respectfully contend that Schorn does not anticipate claim 9, because Schorn does not teach each and every feature of claim 9. For example, as a first argument by Applicants, Schorn does not teach "(b) a control circuit including a first switch circuit and a first resistance adjusting circuit electrically coupled in series between the output node and the first operating voltage" of claim 9 (bold emphasis added).

More specifically, in page 2 of the final Office Action, the Examiner indicates that the first operating voltage is VDD and that the "control circuit including a first switch circuit (upper transistor of 46) and a first resistance adjusting circuit (lower transistor of 46)" of FIG. 4 of Schorn anticipates the control circuit of claim 9. However, this control circuit 46 of Schorn is coupled between the output node and the second operating voltage (Ground). In contrast, the control circuit of claim 9 is coupled between the output node and the first operating voltage.

In addition, as a second argument by Applicants, Schorn does not teach "the first resistance adjusting circuit electrically couples the first switch circuit to the output node" of claim 9. More specifically, FIG. 4 of Schorn shows that the first switch circuit (upper transistor of 46) electrically couples the first resistance adjusting circuit (lower transistor of 46) to the output node OUT. In contrast, claim 9 claims that the first resistance adjusting circuit electrically couples the first switch circuit to the output node (i.e., the other way around).

In page 2 of the final Office Action, the Examiner argues that "...every element and connection are the same as the one in this application and therefore any functional limitations recited in the claims are inherently present." In response, Applicants would like to note that the

10/709,811

first and second arguments by Applicants above show that the control circuit 46 of Schorn (FIG. 4) and the control circuit of claim 9 are not structurally the same. Therefore, the Examiner's conclusion that "therefore any functional limitations recited in the claims are inherently present" is not persuasive. For instance, with reference to FIG. 4 of Schorn, in response to the input signal (IN) decreasing in voltage towards the second operating voltage (ground), the resistance of the first switch circuit (upper transistor of 46) is increased (the operating principle of an n-channel transistor). In contrast, in claim 9, "in response to the input signal decreasing in voltage towards the second operating voltage, the first switch circuit is configured to decrease in resistance" (bold emphasis added).

Based on the preceding arguments, Applicants respectfully maintain that Schorn does not anticipate claim 9, and that claim 9 is in condition for allowance. Since claim 10 depends from claim 9, Applicants contend that claim 10 is likewise in condition for allowance.

In the final Office Action, the Examiner again rejected claim 11, under 35 U.S.C. §102(b) as allegedly being anticipated by Schorn. Since claim 11 depends from claim 10, which is in condition for allowance as argued above, Applicants contend that claim 11 is likewise in condition for allowance.

In the final Office Action, the Examiner again rejected claim 12, under 35 U.S.C. §102(b) as allegedly being anticipated by Schorn. Since claim 12 depends from claim 9, which is in condition for allowance as argued above, Applicants contend that claim 12 is likewise in condition for allowance.

In the final Office Action, the Examiner again rejected claim 14, under 35 U.S.C. §102(b) as altegedly being anticipated by Schorn. Since claim 14 depends from claim 9, which is in

11

10/709,811

condition for allowance as argued above, Applicants contend that claim 14 is likewise in condition for allowance.

Moreover, Schorn does not teach "The oscillator delay stage circuit of claim 9, wherein the inverting circuit comprises a CMOS inverter" of claim 14 (bold emphasis added). More specifically, Schorn, from FIG. 2 to FIG. 4, only teaches that the oscillator delay stage circuit comprises the inverting circuit 16 (FIG. 2) or the inverting circuit 44 (FIG. 4) without saying further detail about these inverting circuits 16 and 44. In contrast, in claim 14, the inverting circuit is a CMOS inverter.

In page 3 of the final Office Action, the Examiner argued that "Although Schorn does not explicitly disclose that the inverter 44 is CMOS, one of ordinary skill in the art would have recognized that the inverter 44 is of CMOS because CMOS inverters are well known in the art." In response, Applicants agree that CMOS inverters are well known in the art. However, it's not inherent that the inverter 44 in FIG. 4 of Schorn is a CMOS inverter (it can be any other inverters, for example an inverter can comprise only one n-channel transistor). The Examiner also argued that "Figures 1-3 shows CMOS inverters". In response, Applicants note that, contrary to the Examiner's belief, the entire Schorn patent does not mention any CMOS inverter.

Based on the preceding arguments, Applicants respectfully maintain that Schorn does not anticipate claim 14, and that claim 14 is in condition for allowance.

The Examiner rejected claim 17 under 35 U.S.C. §102(b) as allegedly being clearly anticipated by Schorn (US Patent No. 6,278,334).

Applicants respectfully contend that Schorn does not anticipate claim 17, because Schorn does not teach each and every feature of claim 17. For example, Schorn does not teach "a control

circuit including a switch circuit and a resistance adjusting circuit electrically coupled in series between the output node and the first operating voltage" of claim 17 (bold emphasis added).

More specifically, in page 2 of the final Office Action, the Examiner indicates that the "control circuit including a first switch circuit (upper transistor of 46) and a first resistance adjusting circuit (lower transistor of 46)" of FIG. 4 of Schorn anticipates the control circuit of claim 9. However, this control circuit 46 of Schorn is coupled between the output node and the second operating voltage. In contrast, the control circuit of claim 17 is coupled between the output node and the first operating voltage.

In page 2 of the final Office Action, the Examiner argues that "...every element and connection are the same as the one in this application and therefore any functional limitations recited in the claims are inherently present." In response, Applicants would like to note that the argument by Applicants above show that the control circuit 46 of Schorn (FIG. 4) and the control circuit of claim 17 are not structurally the same. Therefore, the Examiner's conclusion that "therefore any functional limitations recited in the claims are inherently present" is not persuasive. For instance, with reference to FIG. 4 of Schorn, in response to the input signal (IN) decreasing in voltage towards the second operating voltage (ground), the resistance of the first switch circuit (upper transistor of 46) is increased (the operating principle of an n-channel transistor). In contrast, in claim 17, "(c) in response to an input signal decreasing in voltage at the input node...(ii) decreasing the resistance of the switch circuit" (bold emphasis added).

Based on the preceding arguments, Applicants respectfully maintain that Schorn does not anticipate claim 17, and that claim 17 is in condition for allowance.

In the final Office Action, the Examiner again rejected claim 18, under 35 U.S.C. §102(b) as allegedly being anticipated by Schorn. Since claim 18 depends from claim 17, which is in

condition for allowance as argued above, Applicants contend that claim 18 is likewise in condition for allowance.

Moreover, Schorn does not teach "the resistance adjusting circuit electrically couples the switch circuit to the output node" of claim 18. More specifically, FIG. 4 of Schorn shows that the switch circuit (upper transistor of 46) electrically couples the resistance adjusting circuit (lower transistor of 46) to the output node OUT. In contrast, claim 18 claims that the resistance adjusting circuit electrically couples the switch circuit to the output node (i.e., the other way around).

Based on the preceding arguments, Applicants respectfully maintain that Schorn does not anticipate claim 18, and that claim 18 is in condition for allowance.

In the final Office Action, the Examiner again rejected claim 19, under 35 U.S.C. §102(b) as allegedly being anticipated by Schorn. Since claim 19 depends from claim 17, which is in condition for allowance as argued above, Applicants contend that claim 19 is likewise in condition for allowance.

In the final Office Action, the Examiner again rejected claim 20, under 35 U.S.C. §102(b) as allegedly being anticipated by Schorn. Since claim 20 depends from claim 17, which is in condition for allowance as argued above, Applicants contend that claim 20 is likewise in condition for allowance.

Moreover, Schorn does not teach "The method of claim 17, wherein the inverting circuit comprises a CMOS inverter" of claim 14 (bold emphasis added). More specifically, Schorn, from FIG. 2 to FIG. 4, only teaches that the oscillator delay stage circuit comprises the inverting circuit 16 (FIG. 2) or the inverting circuit 44 (FIG. 4) without saying further detail about these inverting circuits 16 and 44. In contrast, in claim 20, the inverting circuit is a CMOS inverter.

14

10/709,811

In page 3 of the final Office Action, the Examiner argued that "Although Schorn does not explicitly disclose that the inverter 44 is CMOS, one of ordinary skill in the art would have recognized that the inverter 44 is of CMOS because CMOS inverters are well known in the art". In response, Applicants agree that CMOS inverters are well known in the art. However, it's not inherent that the inverter 44 in FIG. 4 of Schorn is a CMOS inverter (it can be any other inverters, for example an inverter can comprise only one n- channel transistor). The Examiner also argued that "Figures 1-3 shows CMOS inverters". In response, Applicants note that, contrary to the Examiner's belief, the entire Schorn patent does not mention any CMOS inverter.

Based on the preceding arguments, Applicants respectfully maintain that Schorn does not anticipate claim 20, and that claim 20 is in condition for allowance.

15

35 U.S.C. § 103(a)

The Examiner rejected claims 6, 15 and 17 under 35 U.S.C. § 103(a) as allegedly being unpatentable over Schorn in view of Abe et al.

Regarding claim 6, claim 6 is now rewritten in a dependent form of claim 1 with the limitations of the original claim 6. Since claim 6 depends from claim 1, which is allowed as indicated in the limit Office Action, Applicants contend that claim 6 is likewise in condition for allowance.

In the final Office Action, the Examiner again rejected claim 15, under 35 U.S.C. § 103(a) as allegedly being unpatentable over Schorn in view of Abe et al. Since claim 15 depends from claim 9, which is in condition for allowance as argued above, Applicants contend that claim 15 is likewise in condition for allowance.

Regarding claim 17, in page 3 of the final Office Action, the Examiner argued that "Although Schorn does not explicitly disclose that the inverter 44 is CMOS, one of ordinary skill in the art would have recognized that the inverter 44 is of CMOS because CMOS inverters are well known in the art, as an example, Figures 1-3 shows CMOS inverters". In response, Applicants note that, there is no feature "the inverting circuit comprises a CMOS inverter" in claim 17.

Based on the preceding arguments, Applicants respectfully maintain that claim 17 is not unpatentable over Schom in view of Abe, and that claim 17 is in condition for allowance.

CONCLUSION

Based on the preceding arguments, Applicants respectfully believe that all pending claims and the entire application meet the acceptance criteria for allowance and therefore request favorable action. If the Examiner believes that anything further would be helpful to place the application in better condition for allowance, Applicants invites the Examiner to contact Applicants' representative at the telephone number listed below. The Director is hereby authorized to charge and/or credit Deposit Account 09-0456.

Date: March 17, 2006

Khoi D. Nguyen

Registration No. 47,820

Schmeiser, Olsen & Watts 3 Lear Jet Lane, Suite 201 Latham, New York 12110 (518) 220-1850